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SUMMARY
The objective of this effort was to devise an electronic
control system in microcircuit form which can be used to effect
pulse-modulation control for a variety of power switching reg-
ulators.
The electronic network consists of four major functional
blocks: the series regulator, the dc amplifier, the integrator
amplifier, and the threshold detector. Fabrication of these
functional blocks was accomplished by use of state-of-the-art
hybrid-circuit techniques. The finished microcircuit assembly
is enclosed in a flat package measuring 3-30 by *».57 centimeters.
All circuits designed, developed, assembled, and tested as
a result of this program effort fully met the specified goals
for voltage gain, frequency response, stability, temperature
drift, and other performance requirements.
The application of the microminiaturized ASDTIC module to
a test converter circuit shows that the 0.1 percent regulation
requirement over an input-voltage range of 10 to 35V and a temper-
ature range of ~55°C to +125°C can be readily met. Typically, the
voltage regulation at room temperature is +30 parts per m i l l i o n .
The temperature drift, attributable to the microelectronic module
over the specified temperature range, is +150 parts per mi l l i o n .
1. INTRODUCTION
The Analog Signal to Discrete Time Interval Converter Program
C'*2J(ASDTIC) was initiated at NASA/ERC in 1966. Its objective was to
devise an electronic circuit to be used wherever conversion of ana-
log to digi t a l signals is required, in particular, for the purpose
of transmission of an analog signal through the technique of pulse
modulation. By virtue of this basic function, the network is dir-
ectly applicable for controlling the duty cycle of the switching
type dc to dc converter regulators. The control system, as devel-
oped, collects information from the power system in the form of sig-
nificant analog signals and produces a sequence of control signals
at discrete time intervals. The control signals cause rectangular
voltage pulses to be generated in the power network for voltage
transformation and regulation.
The ASDTIC concept initiated at NASA/ERC was envisioned to
offer the following inherent merits: (1) the control system perform-
ance is immune to component parameter changes with the regulator,
and (2) the control system is capable of achieving simultaneously
regulator stability, static performance, and dynamic response.
Based on the ASDTIC control concept, preliminary circuits were bread-
boarded and tested at NASA/ERC to substantiate the high performance
envisioned. Subsequently, the control circuit was further developed and
refined at TRW to improve the power drain, the current l i m i t i n g , the flex-
i b i l i t y , and other control-circuit performances.
The component parts of this electronic control circuit consist
of various IC's, which lent themselves readily to circuit micromin-
iaturization. The micro-circuit development was performed at TRW
Systems under contract NAS12-2017- Through this effort, discrete
components and IC's comprising the circuit were assembled on a
thin-film ceramic substrate containing thin-film nichrome resistors
with gold interconnections. f5j
This report covers work accomplished on Design, Development,
and Fabrication of a Microminiaturized Electronic Analog Signal to
Discrete Time Interval Converter. Contract work during the period
1 July 1968 to 15 October 19&9, was performed through the following
tasks:
1• ASDTIC Module Electrical Design and Development
Tasks of this phase include the following:
o Define detail control-parameter requirements
for the ASDTIC module.
o ASDTIC Module Circuit Design.
o ASDTIC Module Component Testing, Evaluation and
Selection.
o ASDTIC Module Breadboard and Test.
2. ASDTIC Module Fabrication and Test
The tasks include:
o Microelectronic network ASDTIC module component
testing and package design.
I
o Layout and photomask.fabrication for the thin-
film resistor and interconnect assembly.
o Fabrication and assembly of the microelectronic
ASDTIC module.
o Testing of the ASDTIC module.
3. Precision DC Voltage Reference Fabrication
The tasks include the circuit development, the worst-
case analysis, and the fabrication of a precision voltage
reference.
^ . Test Circuit Switching Regulator Utilizing the ASDTIC
Module and the Precision Reference
The tasks include the development of a test circuit
switching regulator and the analysis of control system
errors.
The effort of the first two tasks led to the assembly
of the microminiaturized ASDTIC module, which is en-
closed in a. flat package measuring 3-30 by h.57 centi-
meters. In conjunction with Task 3, a single-sided PC
board measuring 8.2 by 1A.6 centimeters was fabricated,
which contains both the ASDTIC module and the precision
dc voltage reference.
All circuits designed, developed, assembled, and tested
as a result of this work fully met contract specifications
for voltage gain, frequency response, linearity, tracking,
stability, temperature drift, input and output impedances,
and system performance.
The program thus successfully demonstrated the feasibility
of microminiaturizing the Analog Signal to Discrete Time
Interval Converter and the precision reference, which paved
the way for future converter control-circuit standardization.
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2. DESCRIPTION OF ASDTIC CONTROL CONCEPT
A dc to dc converter shown in Figure 1 consists of three sub-
systems; the control subsystem, the interface subsystem, and the power
subsystem. Starting with the converter output at point A_ and tracing
clockwise, the analog signal at /\ is processed by the control subsystem,
and is transformed into a di g i t a l output signal at point £. This digi-
tal signal, along with other protection and command signals, is being
processed by the interface subsystem to provide the proper on/off con-
trol of the power switch. The output of the power switch at point D_
of Figure 1 forms a voltage pulse train. The digital pulses are con-
verted back to an analog signal by the energy-storage block, thus re-
turning the signal to point /\.
The microelectronic network package and the precision reference
were developed in this program to serve as the control subsystem for
all,types of dc to dc converters. Its unique feature is the capability
of processing two feedback control signals, rather than processing a sin-
gle feedback control signal sensing exclusively the specific converter
quantity to be regulated. Using a switching series regulator as an
example, the essential network elements comprising this two-loop ASDTIC
control subsystem is illustrated in Figure 2.
The error-processing component of the ASDTIC concept is a high-
gain error amplifier with a capacitor feedback, i.e., an integrator.
Two input signals are applied to the integrator-amplifier through two
feedback control loops. The first loop senses the dc output voltage e
of the converter, divides it by a factor K, = 1, and compares K.e to
the amplifier reference ED. The difference &, = K.e - En becomes theK OC QO K
dc error input. In conjunction with a threshold-detector level E_, the
dc output level of the integrator-amplifier is determined by e, . The
second loop senses the ac component of (e.-e ) across the filter in- -
ductor, transforms it by a factor n = 1, and feeds e = n (e.-e ) dif-
< 3C I O
ferentially to the integrator-amplifier. The rectangular ac voltage
e , along with the much smaller dc error e, , are integrated. The30 '•*• QC
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integrator triangular output, severing as the ramp function, is
superimposed on the amplified dc error to intersect the threshold-
level E_. The threshold detector output e actuates the interface
subsystem to control the duty cycle of the power switch.
The ASDTIC control thus includes, basically, the dc- and ac- loop sensing
the integratoi—amplifier for error processing and ramp generation,
and the threshold detector. Its adaptability to all switching
regulators is apparent. For as long as there exists within the reg-
ulator an inherent ac waveform suitable for ramp-function generation,
the ASDTIC control can be conveniently applied.
As stated previously in Section 1, the two-loop control concept
was breadboarded preliminarily and tested. In relation to a con-
ventional single-loop control, the performance improvement as a
result of using this control concept was experimentally substantiated.
This performance advantage, in conjunction with its universal appeal
'• for controlling all types of switching regulators, prompted the de-
cision to reduce this control concept into a microelectronic network
package. The package, along with, the precision voltage reference,
{uk*
f u l f i l l s a standardized control system, shown in Figure 1.
I*
The microelectronic package contains four major network elements:
o Integrator Amplifier
o Threshold Detector
o Unity-Gain Amplifier
o Series Regulator
The electrical functions served by the integrator amplifier and the
threshold detector have been previously described.
The unity-gaiin amplifier is used between the integrator amplifier
and the sensed converter output (usually the output voltage). Its
function is to eliminate the loading effect of the integrator amplifier
to the resistive voltage divider sensing the regulated output. This
function can be optional when dealing with a low-voltage output where
the divider resistances are low and the integrator loading effect is
negligible. However, it is indispensible when the regulated output
•7-
voltage is high (e.g., 10KV for high power TWT) where the
divider resistance is in. the order of hundreds of megohms.
The series regulator is needed to provide a regulated bias
voltage for all aforementioned operational amplifiers.
Having identified these major network elements, the design,
development, fabrication, and test of the ASDT1C module containing
these elements, are presented in the subsequent sections. The
presentation, supplemented by that of a precision dc voltage ref-
erence, completely describe a microminiaturized control subsystem
applicable to all types of switching regulators.
3. ASDtlC MODULE DESIGN AND DEVELOPMENT
The schematic diagram of the microelectronic ASDT1C module,
consisting of the integrator-amplifier, threshold detector, series
regulator, and the unity-gain amplifier, is shown in Figure 3- The
schematic also shows the relevant pin assignment of the module.
The parts list for components shown in Figure 3 is given in Table I.
3-1 Control Parameter Requirements, Selection and Testing.
The control parameter requirements, the network component selec-
tion, and the breadboard testing for each of the four major networks
are summarized in Table II.
-9-
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TABLE I. PARTS LIST, MICROMINIATURIZED ASDTIC MODULE
Circuit Description • Part Type Vendor
AR1 RMl»101-Q Raytheon
AR2 RA909A Radiation, Inc.
AR3 RA238 Radiation, .Inc.
ARA LM100F National Semiconductors
Ql KY3956 Union Carbide
Q2 TIS23 Texas Instruments
Q3 MMT3906 Motorola
Q't, Q.5 MMT2369 Motorola
CR1, CR3, CRk - LP100 General Instrument
CR2 PD6209 TRW
Cl v . 1BX050S222J, 2200pf Varadyne
C2 1BN050S101J, lOOpf Varadyne
C3, 1BN050SA70J, A7pf Varadyne
C4 WX2239^J, 0.39uf JFD Electronics
Rl 10K *
R2 A.5K . *
R3 ^.5K *
R4 22K *
R5 2C75AF, 750K Varadyne
R6 5K * .
R7 1C22AF, 220K Varadyne
R8, Rl*» 2C20^F, 200K Varadyne
R9 20K *
RIO IK • *
Rll IK • *
R12 *»K *
R13 3 -3K *
R15 13K *
R16 22K ft
R17 1 -8K *
R18 2K * '
R19 2K *
R20 6.8K ft
R21 6 ohms *
R22 39K *
R23 39K *
"Thin-Film Nichrome Resistors
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3.2 ASDTIC Module Current Demand^
The current demand from the various microelectronic circuits
is listed in Table I I I . At high duty cycle of 0.9 to 0.95, the
pwoer demand increased slightly because the threshold detector
remains in on-state a large percentage of the time. The maximum
total current through the series regulator is 13 milliamps. In
conjunction with a series regulator output voltage of 20V, the
maximum total power drain is 260 milliwatts.
TABLE I I 1
ASDTIC MODULE CURRENT DRAIN
1 tern
Series Regulator
Reference and
Divider
DC Ampl ifier
Integrator
Threshold Detector
(Low Level)
Current
0.3 to 0.9
Duty Cycle
200mA
1.5mA
1 . 3mA
2.5mA
A. 2mA
Current
0.9 to 0.95
Duty Cycle
2.0mA
1 .5mA
1.3mA
2 . 5mA
5.7mA
Total through Series
Regulator
11.5mA 13.OmA
-16-
4. -ASDTIC MODULE FABRICATION AND TEST
Subsequent to the cricuit design and breadboard testing to
verify preliminarily all electrical characteristics, the program
proceeded toward the manufacturing of the microminiaturized ASDTIC module.
Specifically, the program effort can be described in the following
tasks: (1) Component testing, (2) Layout and Packaging, (3) Sub-
srate fabrication, (4) Assembly, and (5) Testing.
4.1 COMPONENT TESTING
All component parts and integrated circuits for each ASDTIC module;
were thoroughly tested prior to assembly. Special test fixtures were
fabricated, and detailed test procedures were prepared. Components
tested include KY3956 as the FET pair associated with the integrator
amplifier, RA238 of the threshold detector, RM4101 -2 of the unity-
gain amplifier, and LM100F of the series regulator. The test fixture
and the test procedure involved for each component are presented in
Appendix 9.1 Significant characteristics, obtained from the testing
are summarized in Table IV-
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4.2 LAYOUT AND PACKAGING
4.2.1 Package Description
Proper selection of the protective package is critical for
the microcircuit performance and fabrication. The package configuration
is selected based on the following considerations:
o Since the integrated circuits for the converter were already
packaged in hermetically sealed flatpacks, hermeticity is not
• imperative.
o The package has to provide proper RF shielding in order to meet
x
 the noise requirements of the system.
o Package size has to be adequate to accommodate the substrates
on which the components are assembled.
o Accessibility to the internal circuit terminals of the micro-
circuit must be adequately available.
Based on these considerations, a 42-pin metal base, metal lid flat
package shown in Figure b measuring 3.30 by 4.57 centimeters (1.3
by 1.8 inches) was selected.
4.2.2 Layout and Mask Design
This was accomplished through the following steps:
o Preparation of a layout drawing of all components, interconnec-
tions, and terminals. The layout was prepared at 50 times actual
size.
o After inspection of the layout for proper dimensions, tolerances,
interconnections, resistor values, registration marks, and other
details, the art work was prepared on Mylar laminate (Rubylith)
material. A coordinatograph is used for this process which allows
precise location of all elements to a tolerance, of ±50 microns.
o Artwork is then photographically reduced. Copy prints of the
master mask, produced after the reduction, are used
as working masks for the various processing steps. Since they
are used in sequence, precision is required to register each
pattern with the previous one in the process sequence.
o To facilitate production processing, the substrate was designed
as two separate pieces shown in Figures 5 each measur-
ing 2.49 by 1.85 centimeter (0.98 by 0.73 inch). The two pieces fit onto
two flat mounting surfaces of 2.54 by 3.81 centimeters (1 by 1.5
inch).
The two substrates shown in Figures 5 are designated
as ASC-1 and ASC-2. Substrate ASC-1 accommodates the unity
gain amplifier and the integrator amplifier. Substrate ASC-2
accommodates the threshold detector and the series regulator.
Care was taken in routing interconnections to avoid placement
of sensitive components in areas where high current spikes
may be expected and to make high impedance paths as short as
.possible.
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4.3 SUBSTRATE FABRICATION
4.3.1 Substrate Material
Requirements of the thin film substrate material are:
Surface Smoothness 1 microinch
Flatness
Q
High resistivity 10 ohm cm
Low thermal conductivity
Chemical resistance
Free of surface defects
For a hybrid circuit with the power dissipation requirement
of the converter, a glazed alumina substrate material was selected.
The size of the substrate material was 6.35 by 3.81cm'with a thick-
ness of 0.038 to 0.051cm.
4.3.2 Substrate Fabrication
The manufacturing flow chart for the substrate fabrication
can be described as the following:
(1) Kit Per Parts List and Kit Inspection (Procedure MOI-1-001)
(2) Clean Substrate (Procedure QI-E4.0.7.1)
(3) Nichrome and Gold Deposition (Procedure MFI-553)
The substrates were loaded into a vacuum chamber
and heated to about 300°C. After reading a vac-
uum of better than 10 Torr, NiCr was evaporated from
a hot filament. A resistance monitor is used to deter-
mine the resistance of the NiCr film. After reaching a
predetermined value, a shutter between the source and
substrate is closed. Sheet resistivity used for the
NiCr film is 100 ohms/square.
(4) Gold Plating (Procedure.MFI-457)
The deposited NiCr films are annealed under vacuum for
several hours and coated with a gold film which is used
for the conductors. Resistivity of conductor films is
in the 0.10 to 0.01 ohm/square range. Resistor films
must adhere to the substrate and form a good bond to the
conductive film. By proper heat treatment-, .
extremely stable resistive films with temperature
'coefficients as low as +25 ppm have been obtained.
Drift is in general less than 0.5% per 1000 hours at 150°C.
(5) Photoengrave Thin Film Resistor/Conductor (Procedure MFI-005)
(6) Photoengrave Lacquer Removal (Procedure MFI-004)
(7) Substrate Inspection (Procedure MFI-007)
(8) Photoengrave Thin Film Resistor (Procedure MFI-OOSI
(9) Photosensitive Lacquer Removal (Procedure MFI-004)
Substrates were etched to define resistor and conductor
geometries and pads for wire bonding and component mounting.
Etching requires photolithographic masking to expose only
those parts of the substrate to be etched away.
(10) Substrate Inspection (Procedure MFI-007)
(11) Test Resistance and Trimming (Procedure MFI-467)
(12) Photoengrave SiO A21550H (Procedure MFI-260)
(13) SiO Deposition (Procedure MFI-009)
The coating of a SiO film provided the substrates with
protection and improved stability.
(14) Photosensitive Lacquer Removal (Procedure MFI-004)
(15) Stabilize Matrix (Procedure MFI-332)
The substrate, with the coated SiO, was again subjected
to a high-temperature annealing process. After final
testing and inspection for visual defects, the substrates
are trimmed to final size.
(16) Test Per Resistance Table (Procedure MFI-555A)
Thin film resistors are able to be adjusted to a precise
value after fabrication (Table V ). This provides re-
sistors with tighter tolerances than those available as
discrete components,and also permits resistive compensation
for other components in the completed circuit, a function
associated with potentiometers or trimming resistors in con-
ventional circuitry.
"For the resistor trimming, some resistors are shunted by
deposited metal links which are evaporated by a current
pulse or removed by physically cutting them open.
Another technique used at TRW employs a laser to alter
thermally the resistance of the material itself. Pulses
of the high-intensity laser radiation focused on the resis-
tor create extremely high temperatures at localized spots
of the resistive material. Since nichrome films show in-
creased resistance after laser trimming, film resistors
are deposited with a resistance somewhat below that desired
and then trimmed to the prescribed value.
Electrical tests of the substrate resistors are performed
at three fabrication stages: (1) before SiO deposition,
(2) after SiO deposition, and (3) after thermal stabiliza-
tion. Resistor change between the first and second tests
is about 1 to 2 percent, between the second and third tests,
less than +0.2 percent.
(17) Scribe Substrate (Procedure MF1-261)
(18) Final Clean (Procedure MF1-225
(19) Inspection of Complete Circuits (Procedure MF1-018)
(20) Package and Identify (Procedure MF1-340) '
(21) Inspection (QOI-4.102)
(22) Substrate Storage (Procedure M01-001)
TABLB 'V/ THIN-FILM RESISTOR VALUES FOR ASDTI?SUBSTRATES
Nominal Minimum
Tolerance
Maximum
r l
Rl
R2
R3
R4
R5v
R6
R7
R8
R9
RIO
Rll
R12
R13
R14
R15
R16
R17
R18
R19
R20
R2i
R22
R23
10K
4. 5K
4. 5K
22 K
Chip Resistor
5K
Chip Resistor
Chip Resistor
20 K
IK
1.1K
3K
3. 3K
Chip Resistor
13K
22K
1. 8K
2K
2K
6. 8K
60
39 K
39K
9K
3. 6K
3. 6K
20K
•
4K
16K
800
l .OK
2. 7K
3. OK
10. 5K
i9K r
1.5K
1. 8K
1.8K
5.4K
50
3<K
31K
UK
5. 4K Must be within
±200O of
5. 4K matching
24K
6K
24K
1200
1. 2K Must Match
3. 3K Within
3. 6K . 5 Percent
15. 5K
25K
2. IK
2. 2K
2. 2K
8. 2K
90
47K
. 47 1C
4.4 ASSEMBLY
The assembly procedure for the converter is shown in Table
V. The assembly drawing is shown in Figure 6.. Th* open «/•
oj-. a completed assembly is jive* •'•* rqurf 7f4)t*"h''ch •'* c«»<»f<un«<* «W
+h* *>>«•*«/-/••</ /"/a/ f>*'f(*je >ho»f* /*, FVj^ e. Kej .
Chip capacitors and chip resistors are attached to the sub-
strate utilizing DuPont 5504A silver epoxy. This material
requires a curing cycle of ten minutes at 65°C followed by
sixty minutes at 125°C.
Packaged components such as transistors, diodes and integra-
ted circuits are attached to the substrate by bonding with
Dow Corning 3140 RTV silicone compound. This material cures
in about 30 minutes at room temperature. This material is
also utilized to bond the substrate to the package.
Wire interconnections from components to substrate, from
substrate to package pins, and from one substrate to the
other are made by thermocompression bonding with 4 mil gold
wire.
Electrical functional tests over the temperature range from
-55°C to +125°C were performed after completing the component
and substrate attachment and wire conding prior to sealing
the package. '
4.5 ADJUSTMENT AND TEST
Following the completion of the converter assembly, the final
tests were performed. These consisted of initial adjustment
and a general overall check followed by a complete microcircuit
temperature check. The adjustment and test were conducted in thei
following sequence: !
Functional Check
When the converter units were initially energized, a check
was made to determine that the various blocks were functional
and that continued testing was merited.
TABLE V. MANUFACTURING FLOW CHART; CONVERTER ASSEMBLY
MOI-1-001
QOI 4.46
MF1-341
MF1-080
MF1-081
MF1-087
MF1-020
MF1-080
MF1-087
MF1-291
MF1-019
MF1-087
MF 1-020
MF1-080
MF 1-0.8 7'
MF1-291
MF1-
MF1-355A
MF1-
MF1-291
MF1-344
MF1-112A
MF1-
MOI-1-001
PROCESS
Kit per PAL,
Inspect
Bond Chip Capacitors and Resistors
Dupont No.5504A Silver Epoxy
Adhesive Temperature Cure
Trim Component Leads
Attach Leads to Components
Adhesive Bonding Transistors, Diode's,
Integrated Circuits (Dow Corning 3140 JITV)
Adhesive Cure
Attach Leads to Substrate
Lead Bond Inspection
Clean Package
Attach Leads to Package Pins
Adhesive Bonding Substrate to Package
(Dow Corning 3140 RTV)
Adhesive Cure
Attach Leads to Package Pins and to Substrate
Inspect Assembly
Electrical Functional Test I * .
Trim Resistors
Electrical Functional Test II .
Final Visual Inspection
Seal Package
Part Identification
Electrical Functional Test III
Stores
i
o
1! -i =! iii f
'iliji \
oo jfiu! ;
'in iH ; ito f
X
H
01
o
-Jt. 1
e
1
*
w
LI-
'S3 '
uj ^f~~ Q
u
yX.\5>
"u 1
1
CO
0>
CJ
I—l
I
I
vO
0)
f-i
a
•H
P-. '
-zf-
^%*?* f * • --aHe*.
'"" '•"'•'
 :
'3 «£.£>.i •' 1< --'V -SjS: I {».:
xi- f$" ' • f*^ ": - If V"-"! 'I- • : . ' • "' ' '
:
 ™ " t * - ' " * - * - ™ ™ * < ' • •
- ' "
l« '^eP5fi,;i^
^Jife i^Li£::'.'.:-.-d'k.:^ :;'..'•-,;,._ _;,
Figure 7(A) Open View of a Complete ASDTIC-Module Assembly
Fiaure 7CB] ASDTIC Module Enclosed in the Metal-Lid
Flat Packaoe.
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Series Regulator Trim
The output of the internal voltage regulator was checked.
The specification calls for an output level of 20 +0.4 volts.
This adjustment was made by trimming resistor R17 of .
F;jt*r<a 3. This resistor is initially deposited at 1.8K and
always reuslts in a high regulator output voltage. Adjust-
ments to this resistor were made in steps of 50, 100, or 200
ohms by scribing.away the gold shorting bars around the
increment to be added.
Preliminary Test of Microcircuit Duty Cycle Control
This test was performed by incorporating the microcircuit
package into a dc to dc converter power circuit to control
the duty cycle of the converter's power switch. The converter
power-circuit breadboard will be described later. In the
meantime, it suffices to note that a change of less than 1
millivolt at the converter output as a result of an input-voltage
variation from 10V to 50V indicated an acceptable ASDTIC
module, which would merit a continued testing.
Unity-Gain Amplifier Operation
Proper operation of the .unity-gain amplifier was tested by connecting
a^nominal +7 volt DC level through a 10K resistor to the non-
inverting input and checking for a maximum differential of +5
millivolts between the input and output terminals while the dc
input was changed from +6 to +8 volts.
FET Trim
Prior to actual temperature testing of the completed package,
source resistors R2 and R3 of the field effect transistor must
be balanced for the lowest temperature drift. The system drift
is plotted versus temperature and, if necessary, a second ad-
justment is made for maximum flatness.
Unity-Gain Amplifier Current Limiting
The amplifier is required to operate in a normal manner as long
as the input and output are between 6V and 8V. It is also required
to provide current limiting in both directions when these'limits
are exceeded. The positive current limit is 28viA to 50yA and the
negative current limit is -28uA to -50pA.
DC Amplifier Drift and Linearity
The drift and linearity of the DC Amplifier are checked over the
temperature range by placing a high impedance meter between the
amplifier non-inverting input terminal and its output terminal.
The differential readings are recorded at discrete input-voltage
levels of 6, 7 and 8 volts. Linearity deviations are held to less
than 50 micro-volts in the linear operating range. The average
temperature coefficient of offset voltage is required to be less
than +5yV/°C over the temperature range. Both of the above mea-
surements are obtained in the same test.
The greater majority of all dc amplifiers tested exhibited the
steep increase in the offset voltage from 100°C to 125°C. This is
apparently an inherent characteristic of the RM4101-Q operational
amplifier.
5. FABRICATION OF PRECISION DC VOLTAGE REFERENCE SOURCE
The requirements of the precision voltage reference source
include:
o Zener Diode Voltage: 6V to 8V
o Initial Adjustment: 25 ppm resolution
o Input Current: 2mA maximum
o Temperature Drift: +3mV maximum, -55°C to +125°C
o Input Supply Voltage: . 20V +_2%
o Voltage Drift due to input supply variation: +lmV maximum
o Output Impedance: 100K or less
The circuit developed to meet the requirements is shown.in
Figure g. Precision reference diode CR3 is used to keep a constant
potential across R3 and generates a current of approximately 250
microamperes. Transistor Q2B is connected as a diode and compensates
for the temperature variations of the VB£ of Q2A. Except for small
temperature tracking variations, the CR3 voltage is across R3. The
collector circuit of Q2A is a high-impedance current source and CR1
is a precision reference diode. In a manner similar to that described
for Q2, Q1A is a diode and compensates .largely for the temperature var-
iations of Q1B, thus placing the CR1 potential effectively across. R4.
i
The choice of the value for R4 determines the value of the constant
current generated by Q1B. In the final design, the values of both R4
and R7 were able to be selected at final functional test. In this
manner, variations on the initial values of CR1 and CR3 can be mini-
mized in their effect on the CR3 current value and on the current into
the load connected across CR3.
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The.complete reference is a loop type double current ref-
erence with each part controlling the current in the adjacent loop.
The normal currents for reference diodes CR1 and CR3 are 250 micro-
amperes and 500 microamperes respectively. The values of R4 to R7
are chosen so that the proper current will flow into CR3 and that,
with the expected variation in the normal value of CR3, the 6 volt
to 8 volt range can be realized across the four 600-ohm resistor
taps connected across CR3. The typical emitter current in Ql is 1.5
milliamperes.
The precision 9.1 volt reference diode CR3 is a selected ver-
sion of 1N3769A, providing for a tolerance of 0.0001% per °C.
All resistor values except those of Rl to R3 are critical, and
are procured to a temperature tracking tolerance of 1 ppm/°C. Diode
CR1 is an off-the-shelf unit specified at a current of 250 micro-
amperes. Resistors Rl and R2 provide a base current' path for Q1B
t
under initial start-up conditions. After start-up, diode CR2 is back
biased by the resistor divider to prevent current loss from the main
circuit. Diode CR2 has a maximum reverse current specification of 0.3
microamperes at +125°C and at 30V. Both Ql and Q2 are extremely close
matched linear devices with very high current gains.
Four 600 ohm resistors are provided across the output reference
diode CR3. The ladder network previously described may be placed
across any combination of these resistors. Approximately 600 milli-
volts appear across each of these resistors and the ladder network
will provide for a resolution of 600/2 =0.15 millivolts. A ladder
network was chosen over a potentiometer due to the difficulty in ob-
taining a mechanical potentiometer with an adequate temperature track-
ing capability. •
An ECAP analysis was performed to determine the worst-case
variation of the output voltage caused by parameter variations due to
temperature. The detailed analysis is presented in Appendix f.£.
Analytical results indicate that the worst -case output -voltage
variation is +4.276mV. The corresponding 3o standard -deviation
calculation result is +/ .
The precision voltage reference source is contained on one-
half of a single -sided printed circuit card. The card measures
8.255 x 14.605CM (3.25 x 5.75 inches). The ASDTIC package is moun-
ted on the remainder of the card. To maintain maximum flexibility,
the two halves are not connected electrically. During manual oper-
ation, the precision reference is powered from the ASDTIC package by
connecting the appropriate terminals. , Other jumpers connect the
ground, output and ladder network bits to the proper points. The
complete assembly for the entire printed circuit card is shown in
Figure ?. .
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. THE MICRO-CIRCUIT ASDTIC MODULE APPLIED TO CONTROL A TEST
CIRCUIT SWITCHING REGULATOR
The basic objective of the Analog Signal to Discrete Time
Interval Converter (ASDTIC) program was to devise a microminiatur-
ized electronic network for controlling an electronic power switch
operating in an on-off mode, thus controlling the average value of
a train of voltage pulses. Described in this section is the appli-
cation of ASDTIC control to a switching regulator which demonstrates
the utility of the fabricated ASDTIC module through the accom-
plished precision regulation of the converter output voltage.
In this section, the ASDTIC-controlled dc to dc converter block
diagram and the corresponding schematics are identified. Test data
of the converter system was obtained to substantiate the high perform-
ances facilitated by the ASDTIC control.
6.1 CONVERTER TEST CIRCUIT BLOCK DIAGRAM
Enclosed in the dashed line of the converter system block diagram
shown in F,igure/0 is the ASDTIC module micro-circuit previously described.
Those blocks external to the dashed line work in unison with the
ASDTIC module to establish the performance capability of the
converter, system in terms of the output-voltage regulation.
The circuits and components involved with these blocks external to
the ASDTIC module are classified herein as the peripheral circuitry.
The circuitry includes a precision dc reference source, pulse'
generator, integrating capacitor C- , transistor switch, current lim-
iting resistor R , and output voltage divider resistors Rl and R2.
s i
The overall operation of the converter is briefly described:
(1) A supply voltage E is alternately switched to the output
or to ground to produce a squarewave pulse train having
an average V closely controlled to a desired value.
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(2)- The squarewave output is^ fed to an integrator, and
compared with an adjustable precision reference
voltage. The difference is amplified and integrated.
(3) The output of the integrator is monitored by the
threshold detector, producing a binary output.
(4) The control loop is complete,d by the pulse generator
which receives its input from the threshold detector.
The output from the pulse generator controls the
output switch. The pulse generator produces a
constant pulsewidth signal or a variable pulsewidth
signal to drive the base of the power switch. When
the pulse is terminated, the pulse generator will wait
for a controlled amount of time as determined by the
ASDTIC before being retriggered to generate a suc-
ceeding pulse.
Depending on how the pulse generator is mechanized,
the power switch duty cycle control can be accomplished
through either a constant or a variable pulse repeti-
tion frequency to maintain an average regulated voltage
V
It is noted that the objective of the test converter is
for demonstrating the performances of the microcircuit
ASDTIC module. Tlie power-circuit optimum design related
to quantities such as converter efficiency and output
ripple, although important elsewhere, are not the focal
points of concern here. Consequently, dissipative typesi
of current limiting and filtering are used to achieve
power-circuit simplicity.
6.2 Converter System Requirements .
The converter system specification requirements were the
following:
Average Input Voltage:
Input Voltage:
Regulation:
Ambient Temperature:
Pulse Repetition Frequency:
Integrator-Amplifier Input
Average Error:
9.5V
10V to 50V for constant
frequency system
10V to 30V for variable-
frequency system
+0.1%
-55°C to +125°C
2, 5, 10, 20 and 50KHz
Less than ImV
-41-
6.3 CONVERTER SYSTEM ERROR ANALYSIS
Sources of error influencing the system regulation performance are
analyzed. Table VI shows, the breakdown of typical and worst-
case errors for different circuit coriponent parts due to tempera-
ture and input voltage changes. These errors are described categor-
ically as the following.
Zener Diode Reference
A reference error is generated by the temperature coefficient of
the zener diode, the variation of input voltage to the reference
circuit (to a small- degree), and by variations in the zener diode
current. The change in operating current is held to a very low val-
ue by using a current source to supply the reference diode.
Reference Voltage Adjustment
The voltage adjustment is made by changing taps on a ladder net-
work. Resistors in the ladder network track to an accuracy of 0.5
parts per million per degree centigrade.
Output Voltage Divider
The error caused by the output voltage divider is due to temperature
tracking variations of the resistors. Resistors are matched for a
tracking accuracy of 0.5 parts per million per degree centigrade.
Integrating Amplifier
The integrating amplifier has five sources of error:
(1) Input offset voltage temperature coefficient
(2) Input offset current temperature coefficient
i
(3) Amplifier dc gain change with.temperature
(4) Leakage resistance of integrating capacitor
(5) AC gain.
The offset errors are maintained low by procuring units with low
specified offset voltages and by using a matched pair of FET's
preceding the amplifier, as described in Section 3. The
integrating amplifier uses stable thin-film resistors in place of
the more common diffused resistors. The dc gain is .therefore less of a
temperature variant. High quality, low leakage mica capacitors are
used for amplifier feedback. The ac gain determines the accuracy
of the pulse train integration as well as the line regulation due to
input voltage change.
Threshold Detector
The threshold detector errors are its offset current and voltage
variations with temperature. These errors are reduced by the inte-
grator-amplifier gain. When reflected back to the input of the in-
tegrator , these errors, become extremely small.
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6.4- PERIPHERAL CIRCUIT SCHEMATICS AND DESCRIPTION
Included in the peripheral circuitry are:
o Precision dc, voltage reference source.
Voltage reference and constant current source.
Reference adjustable voltage divider.
o Output voltage divider, output averaging filter and
transistor power switch,
o Pulse generator
o Integrating capacitor
The design requirements of each individual circuit are sum-
marized in Table VII.
Precision DC Voltage Reference Source
The design and analysis of the precision dc voltage reference source
has been presented in Section 5.
Output-Voltage Divider, Output Averaging Filter, and Transister
Power Switch
The output transistor , the output-voltage divider/ and, •- .;
the output averaging filter are shown in Figure 11.:
Transistor type ,2N2369, with a selected voltage rating of 60V and
good switching characteristics, is-used. The divider resistors
are Vishay resistors produced by photo-etching bulk metal film.
They are stable resistors with normal temperature coefficient of
+2 ppm/°C. The standard temperature tracking accuracy is +1.5 ppm/°C. .
The output filter averages the output pulse train so that accurate
dc voltage measurements can be made. A film resistor was selected
for its low temperature coefficient and low inductance. A ceramic
capacitor was chosen for its high leakage resistance.
Pulse Generator
The pulse generator shown in Figure is is mechanized using a sec-
ond generation Fairchild TTyL9601 as the timing element. This element
may be used as a one-shot or, with feedback and appropriate delay, as
an oscillator. The one-shot has an inherent delay of less than O.OSysec
and a pulsewidth or frequency variable by a factor of 10 to 1 without
replacing the timing capacitor.
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Figure//.'. Schematic Diagram of Transistor Power Switch,
Output Divider, and Output Filter.
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Figure ig Pulse Generator Schematic, One Shot Pulse
Width Modulator
In the one-shot mode, selectable by a toggle switch, the pulse gener-
ator is triggered by a low-going signal from the threshold detector,
producing a fixed pulsewidth "off" pulse to the transistor power switch.
In the oscillator mode, the pulse generator produces a fixed-frequency
variable pulsewidth output. The oscillation is accomplished by feeding
the one-shot back to its input to form an oscillator. This sets a
control flip-flop with the oscillator, and resets the flip-flop with
the threshold detector^output. The oscillator (one-shot) output pulse
should be sufficiently wide to reliably set the flip-flop and, there-
fore, a delay of about O.lysec is needed. This is accomplished by using
an RC network and Signetics SE124 flip-flop as buffer in the oscillator
feedback loop.
In the pulse generator configuration shown in Figure IS
 f the con-
verter operated in the fixed frequency mode is unstable for duty cycles
of less than 50 percent. If the threshold detector output is inverted
and the oscillator control flip-flop output inverted, the converter
becomes unstable for duty cycles of more than 50 percent. The instability
observed was explained mathematically, and is presented in Appendix ?•$.
6.& SWITCHING REGULATOR TEST CIRCUIT PERFORMANCE
As described previously, the ASDTIC microcircuit and the precision
dc .voltage reference source were placed on a common printed circuit
board. A total of ten completed assemblies were made. In conjunction
with the other peripheral circuitries presented in Section 5.3, five of
the ten boards were tested over the input-voltage and temperature range
for regulation performance, with the pulse generator operating in the
95-microsecond constant pulsewidth mode. The typical output variation
in ppm versus temperature is shown in Figure 13 • The plot shows
the output deviation at four constant temperatures as a function of
input-voltage. The maximum output-voltage variation shown here is less
than +3 millivolts (+300 ppm) for the combined temperature and input-
voltage changes, which is within the overall specification of +9.5 milli-
volts. Similar results were obtained for the other four assemblies
tested.
I0
-ST5C
»f« $ r ftJ «**»^
-JLOO
•600
»» C v)
13
^A«OWM
. p »
7. CONCLUSIONS
The design, development, and microminiaturization of an
electronic Analog Signal to Discrete Time Interval Converter was
successfully completed in this program. Using the state-of-the-
art microcircuit techniques, discrete components and integrated
circuits comprising the converter were assembled on thin-film
ceramic substrates containing nichrome resistors. All circuits,
assembled and tested as a result of this program effort fully
met the specified goals for frequency response, stability, temp-
erature drift, and other performance requirements.
A precision adjustable dc reference source was also fabrica-
ted. In conjunction with the microminiaturized ASDTIC module, an
extremely accurate analog-to-digital signal conversion system was
achieved, which is particularly useful for the purpose of regulation
through various techniques of pulse modulation. The accuracy was
substantiated by the +0.030% output-voltage regulation of a test
switching regulator over a temperature range of -55°C to +125°C.
The microminiaturized control subsystem can be used to
program virtually all electronic control functions that are re-
quired in a broad class of power converters. The feasibility of
microminiaturization, fully demonstrated in this program through the
production of the ASDTIC module, has contributed to the size/weight
reduction and reliability improvement of high performance, duty-cycle
controlled power processing equipment.
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9. APPENDICES • -
9.1 Test Fixtures and Test Procedures for ASDTIC-Module
1C Components
The test fixtures and test procedures used to qualify all
1C components prior to their assembly are presented. The com-
ponents involved are: (1) the RA909A used in the integrator-ampli-
fier, (2) the KY2956 FET pair used in conjunction with the RA909A
in the integrator-amplifier, (3) the RA238 used in the threshold
detector, (4) the RM4101-Q used in the unity-gain amplifier, and.
(5) the LM100F used in the series regulator.
Test results obtained for the integrator-amplifier are pre-
sented at the end of this Appendix as examples. For a complete
set of test results of all 1C components, the reader is referred
to Reference'- -".
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'?.£. WORST-CASE VARIATION OF PRECISION REFERENCE VOLTAGE SOURCE
An analysis was performed on the Precision Reference Source to
determine the worst case variation of the output voltage with parameter
variations due to temperature. The circuit was analyzed with the help of
a computer vising ECAP (Electronic Circuit Analysis Program).
The circuit to be analyzed is borkcn down into a set of standard
electrical elements which computer program recognizes. Once the input
for ECAP is prepared, the statements are entered into the computer.
The worst case DC solution is done automatically by the computer when
worst case is called out.
In ECAP the worst case maximum and worst case minimum node
voltages of a circuit can be calculated. ECAP defines the worst case
maximum solution at the kth node of a circuit, as the sum
where all the terms
are positive. Similarly, the worst case minimum solution is obtained
when all of the terms are negative. The variable e, is the nominal value
K
of the node voltage at the kth node-,' P. is the nominal value of a parameter
in the ith branch, and AP. is the tolerance of the parameter. Thus, in
the worst case maximum calculation, positive partial derivatives are
multiplied by positive tolerances, and negative partial derivatives by
negative tolerances. In the worst case minimum calculation, positive
partial derivatives are multiplied by negative tolerances, and negative
partial derivatives by positive tolerances.
The standard deviation of the node voltages can be calculated by
ECAP for a circuit which contains circuit parameters that can be reason-
ably assumed to be statistically independent, random, and normally
dis t r ibu ted about their nominal values. This calculation is similar to the
worst case Analysis in that it is based upon the n.ode voltage partial
derivatives. The output of the standard deviation calculation is
the nominal node voltage, nominal node voltage minus the standard
deviation, and the nominal node voltage plus the standard deviation.
The dc analysis was conducted in three steps: room temperature'
condition, high temperature condition, and low temperature condition.
This was necessary in order to take into account the temperature drift
of hpp and diode forward drops.
The computer print-out on the dc analysis program provides the
steady-state solutions for voltages and currents, also the partial
derivatives and sensitivity coefficients of the network voltages
with respect to the input parameters. Both a worst-case analysis and
a standard deviation analysis of the network voltages are provided.
The schematic for the circuit to be analyzed has been shown in
Figure 8. From it, an equivalent circuit suitable for solution by
ECAP is generated and is shown in Figure gg;-
The input voltage variation was specified as +2%. The component
parameter variations due to a temperature range of -55°C to +125°C
were obtained from the manufacturer's data sheets, and are as follows:
1N4796A Zener
Ladder Network
Differential Amplifier
Transistors
Vishay Resistors
1% Resistors
PS1314A Zener
AV _ +0.00018
V~
=. +0.00009
K —
A = +0.075
TE2
AR
R
AR
R
AV
~V
,00027
.0009
oV.X**!
JL
.(»/
d) \sm iTZ
, Y
_
v£ c / \ V
i m
'hT4
-^ -"
>
©V
:
- .001
Figure ^2 Equivalent Ci rcx i i t of Precis ion Reference
Source for Computer Analysis
Based on these parameter variations, a sample ECAP program,
calculating the worst-case reference voltage change over the 180°C
temperature range', is shown in Figure 23 , Represented by the
voltage at node #8, the reference voltage is found analytically to
vary between the following worst-case limit and standard deviation:
Lowest Nominal Highest
Worst-Case Limit (V) 8.2621658 8.2669898 8.2707166
Standard Deviation (V) 8.2652209 8.2669898 8.2680755
Consequently, the worst-case reference change is +_4.276mV, and
the standard deviation is +1.427mV.
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DC ANALYSIS
N ( l * 3 > » R«4 .3E3C.00027)
N C O * 1 ) * R = . 0 0 1 * E = 2 0 ( . 0 2 >
N C 1 * 2 ) * R = 4 0 0 * E=-6 .4C .0009)
N C 2 . 4 ) , R = / l ^ f I 3 » E = - 0 . 6 ( . O O S )
N C 2 . 4 ) * R-100E3
O* R = 6 . 9 E 3 * E = - 0 . 6 C . 0 0 5 >
j > > R=50f:3
N C 5 / 6 ) * R=3>3 .5E3» E=-0 .6C .005>
N < 4 * 6 ) * R - 1 C O - C 3
N ( 5 * 7 > * R='i .OriE3. E=-0 .6C.005)
N C
i * R = 3 3 . 2 E 3 C . 0 0 9 )
|* R=350* E=-9.0( .00018)
', R=900<.00027)
' * 'R=600( .00027)
. V C 9 . 1 0 ) * !?=600( .OC027)
N < 1 0 * 1 1 ) . R = 6 0 0 ( . 0 0 0 2 7 )
N C 1 1 . 1 2 ) * .R=600( .00027)
N C 1 2 » 0 ) * R = 5 . B E 3 ( . 0 0 0 2 7 )
B ( 4 * 5 > * O E T A = 4 0 0 ( .075)
8 C 6 * 7 ) . B E T A = 4 0 0 C .075)
8 (8*9)* 8ETA.= 3SO( .075)
8 ( 1 0 * 1 1 ) * 3ETA=350( .075 )
W3*8*9*'lO. 1 1 * 1 2
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EXECUTE
Figure S3 . CoiTipxiicr Aaialyois Inpvit Data
<f.3. SERIES SWITCHING REGULATOR INSTABILITY RELATED TO
CONSTANT -FREQUENCY ASDTIC DUTY-CYCLE CONTROL
When ASDTIC control was applied to regulate the test converter
described in Section 5.3 of this report, it was observed that the
converter became unstable for duty cycles less than 50 percent when
the converter was operated with a fixed switching frequency. This
instability us mathematically explained as the following.
The test converter block diagram is shown in Figure -?4A. The
unidirectional voltage pulse at point A is compared with a reference
voltage ER. The reference voltage divides the voltage pulses into
two equal shaded areas shown in Figure a4B. These areas are inte-
grated by the integrator- amplifier to form a triangular waveform at
point B of Figure 24- A. Corresponding to Figure *?B, the triangular
waveform is shovm in Figure
Thus the transistor is turned on for a time interval T within
a fixed period T. During the interval T , the slope of the triangular
output waveform in Figure 34C is (E--ER)/RC, where RC is the time con-
stant of the integrator. The average value of the rectangular voltage
e. and the triangular voltage efi is therefore
p" = EeA ^
eB T 2RC
Since
EiTon = ERT
Combining these three equations gives:
e - e (£. - e, ) e0 T * M A
-(,1-
*y
Differentiating eR with respect to e. for a given E. and
' t-> - £\. 1
a fixed T yields
Consequently, the small-signal gain from point B of Figure
tracing clockwise to point A,becomes
a to A
Therefore,
>o ^ —£- > °'5
J
Since there exists a phase inversion associated with the inte-
grator amplifier (i.e., from point A to point B clockwise), a further
inversion such as caused by T /T <0.5 would result in positive feed-
back, which leads inevitably to system instability, the instability
would persist for all duty cycles that are less- than 0.5, as was dem-
onstrated by the test converter.
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